#

synopsys-vcs

Here is 1 public repository matching this topic...

OpenEDF / verilog-basic

learn the combinational and sequential logic circuit.

simulator fpga simulation vhdl verilog iverilog ice40up5k fpga-programming synopsys-vcs synopsys-dc

Updated Oct 5, 2024
SystemVerilog

Improve this page

Add a description, image, and links to the synopsys-vcs topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the synopsys-vcs topic, visit your repo's landing page and select "manage topics."