Inference Design, Behavioral simulations, and Hardware Implementation.
-
Updated
May 26, 2021 - Verilog
Inference Design, Behavioral simulations, and Hardware Implementation.
This project provide the necessary to run a env test a simple uart verilog using SystemC and running it on icarus verilog
Basic RISC-V Test SoC
SystemC/TLM-2.0 Co-simulation framework
Add a description, image, and links to the systemc topic page so that developers can more easily learn about it.
To associate your repository with the systemc topic, visit your repo's landing page and select "manage topics."