This project is about the implementation of a RV32I ISA based CPU in Verilog. This project's end goal is to start with a RTL Design to GDSII (Final File Format)
formal-verification verification-methodologies gdsii physical-design rtl-design sythesis design-for-test
-
Updated
Apr 4, 2026 - Verilog