learn the combinational and sequential logic circuit.
-
Updated
Jun 3, 2024 - SystemVerilog
learn the combinational and sequential logic circuit.
Repository containing the code for implementing the classic game Pong on a Nexys A7 Digilent FPGA development board.
SystemVerilog , Verilog , Verilog-A , Verilog-AMS tutorial
Computer Architecture Lab - Assignments - Fall 2023
Counter that counts even numbers is created using a chain of eight D flip-flops. An OOP-based test bench and a package is developed to verify the counter's functionality as a black box and compare its output against the expected even number sequence. The design was implemented in two approaches i.e, asynchronous and synchronous structures.
A single SystemVerilog package with both classes of half as well as full adder is created and tested using the testbench
An 8-bit counter that counts from 0 to 255 when it is enabled and parallelly loaded. Structural approach is used here and treated as a black box and is verified using OOP based testbench.
Vector ASIP for the application of filters to an image 🖼️
System Verilog BootCamp
Implements instruction split, opcode and alucontrol codes generation.
My CMPE 691 491 Repo, I don't want to lose my school work code, so I back it up to here.
A simple arithmetic logic unit (ALU) with System verilog
Add a description, image, and links to the vhdl topic page so that developers can more easily learn about it.
To associate your repository with the vhdl topic, visit your repo's landing page and select "manage topics."