Spiking Neural Network Accelerator
-
Updated
May 18, 2022 - SystemVerilog
Spiking Neural Network Accelerator
A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.
"Mastering SystemVerilog: From Fundamentals to Advanced Programming Techniques"
Designinig a Pipeline in-order 5 stage RISC-V core RV32I-MAF
SystemVerilog verification of I2C interface
Add a description, image, and links to the vlsi-design topic page so that developers can more easily learn about it.
To associate your repository with the vlsi-design topic, visit your repo's landing page and select "manage topics."