A eurorack-friendly audio frontend compatible with many FPGA boards.
-
Updated
Jun 28, 2024 - SystemVerilog
A eurorack-friendly audio frontend compatible with many FPGA boards.
A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.
Various IPs implemented in Verilog
Add a description, image, and links to the yosys topic page so that developers can more easily learn about it.
To associate your repository with the yosys topic, visit your repo's landing page and select "manage topics."