Skip to content
View MILOUDIAS's full-sized avatar

Highlights

  • Pro

Block or report MILOUDIAS

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Stars

FPGA

FPGA development & Tools
46 repositories

An Open-source FPGA IP Generator

Verilog 1,052 191 Updated Feb 22, 2026

A list of resources related to the open-source FPGA projects

441 48 Updated Nov 26, 2022

Digital Design with Chisel

TeX 897 159 Updated Feb 19, 2026

My own FPGA architecture simulated in VHDL, realized with 7400-logic on PCB.

VHDL 47 3 Updated Apr 20, 2024

🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.

VHDL 1,984 304 Updated Feb 22, 2026

Playground for VGA projects on Tiny Tapeout

JavaScript 70 13 Updated Feb 12, 2026

A digital logic designer and circuit simulator.

Java 5,494 552 Updated Aug 14, 2025

A Pi emulating a GameBoy sounds cheap. What about an FPGA?

Verilog 514 61 Updated Dec 10, 2022

Hardware Description Languages

1,115 108 Updated Jul 14, 2025

A List of Free and Open Source Hardware Verification Tools and Frameworks

592 56 Updated Jan 3, 2026

open-source IEEE 802.11 WiFi baseband FPGA (chip) design: driver, software

C 4,511 763 Updated Feb 19, 2026

Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators

C++ 684 109 Updated Jul 16, 2025

Linux Capable 32-bit RISC-V based SoC in System Verilog

VHDL 60 21 Updated Nov 19, 2025

OpenSource GPU, in Verilog, loosely based on RISC-V ISA

SystemVerilog 1,266 136 Updated Nov 22, 2024

Verilog and VHDL for book

VHDL 130 21 Updated Nov 21, 2023

CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, support for A, B, C, D, F, M and Q extensions, and optional cache…

SystemVerilog 485 398 Updated Feb 20, 2026

Learn how to build our own RV32I(M) core, verify it and actually use it. From scratch & with more than 200 pages of detailed tutorial with schemes & explanation.

Python 365 42 Updated Feb 16, 2026

IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively supported.

Shell 778 122 Updated Feb 18, 2026

Learning FPGA, yosys, nextpnr, and RISC-V

C++ 3,401 319 Updated Nov 18, 2025

Project F brings FPGAs to life with exciting open-source designs you can build on.

SystemVerilog 750 70 Updated Jan 28, 2026

SonicBOOM: The Berkeley Out-of-Order Machine

Scala 2,077 480 Updated Feb 5, 2026

nextpnr portable FPGA place and route tool

C++ 1,619 285 Updated Feb 21, 2026

Small and low cost FPGA educational and development board

657 86 Updated Feb 10, 2025

Repository containing ULX3S blink LED binaries

Makefile 13 7 Updated May 16, 2022

ULX3S Quick Start

23 Updated Oct 8, 2020

Verilog to Routing -- Open Source CAD Flow for FPGA Research

C++ 1,204 440 Updated Feb 21, 2026

A tool for synthesizing Verilog programs

Verilog 110 14 Updated Aug 25, 2025

FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility

Scala 995 261 Updated Feb 20, 2026

Open-source FPGA research and prototyping framework.

SCSS 210 29 Updated Aug 8, 2024