Direct Mapped and N-Way set associative cache Simulator in C/C++ for L1 cache in Processors
-
Updated
Oct 30, 2015 - C++
Direct Mapped and N-Way set associative cache Simulator in C/C++ for L1 cache in Processors
Computer Architecture CSL211 (Fall 2016)
Design and simulate a NAND flash memory based main memory system
Cache simulator backend.
A cache simulator, using the C++ language, to simulate a direct-mapped, fully associative and set-associative cache. It has a set of memory reference generators to generate different sequences of references.
Computer architecture related projects
A simulation of 4 way set-associative cache and 8 way one. Using the tree pseudo LRU algorithm.
PKU computer organization and architecture memory hierarchy simulator LAB
A graphics tracing and replay framework to explore system-level effects on heterogeneous CPU+GPU memory systems.
Cache simulator with various numbers of associativity, block size, and following policy.
Code which simulates the working of a cache memory
Repo for all computer architecture stuff this year
A multi-threaded Cache Simulator implemented in C++11
Contains implementations of cache-optimized and external memory algorithms.
Add a description, image, and links to the cache-simulator topic page so that developers can more easily learn about it.
To associate your repository with the cache-simulator topic, visit your repo's landing page and select "manage topics."