Auto-generation pipeline translating RISC-V SAIL ISA specs into CGEN .cpu files for GNU Binutils/GCC
-
Updated
Apr 27, 2026 - Python
Auto-generation pipeline translating RISC-V SAIL ISA specs into CGEN .cpu files for GNU Binutils/GCC
Add a description, image, and links to the cgen topic page so that developers can more easily learn about it.
To associate your repository with the cgen topic, visit your repo's landing page and select "manage topics."