#

ip-core

Here are 3 public repositories matching this topic...

esynr3z / pip-hdl

📦 Tool to enable package managing for HDL VIP or IP cores (Verilog, SystemVerilog, VHDL) using Python pip

python vhdl verification vip pip verilog systemverilog ip-core rtl-design

Updated Jan 26, 2024
Python

iDoka / ipyxact

Python-based IP-XACT parser

asic fpga xml eda spirit rtl asciidoc ip verilog ip-xact soc vlsi uvm ip-core design-automation accellera ieee-1685 ieee1685

Updated Mar 27, 2017
Python

Paebbels / pyIPCMI

A Python-based IP Core Management Infrastructure.

infrastructure database simulation vhdl intel python3 xilinx synthesis altera modelsim questasim xilinx-vivado quartus-prime vhdl-verification ip-core riviera-pro

Updated Apr 29, 2021
Python

Improve this page

Add a description, image, and links to the ip-core topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the ip-core topic, visit your repo's landing page and select "manage topics."