#

moore-machine

Here are 11 public repositories matching this topic...

Saadia-Hassan / Traffic-Light-Controller-Using-FSM

An automatic traffic light controller is designed and simulated using the concept of Finite State Machine in ModelSim.

simulation finite-state-machine modelsim verilog-hdl moore-machine sequential-circuits

Updated Jul 27, 2020
Verilog

MuballighHossain / Moore_Machine_VLSI

verilog vlsi verilog-hdl vlsi-physical-design moore-machine moore vlsi-circuits vlsi-design

Updated Aug 20, 2022
Verilog

YajanaRao / Verilog

Verilog Programs

Updated Apr 16, 2021
Verilog

HaimOzer123 / MooreArbiter---HIT-course---

A Verilog-based state machine module for managing resource arbitration among multiple requesters in a synchronous digital system.

hit moore-machine verilog-project

Updated Sep 1, 2024
Verilog

ExperimentalPhysics / FpgaCourse

Курс по программированию ПЛИС с примерами

fpga verilog-snippets moore-machine fpga-examples fpga-tutorial fpga-labs milley-machine

Updated Dec 19, 2019
Verilog

shubhpatel9 / 32-bit-register-CPU

Computer architecture course team project

mips-assembly verilog m mips-architecture mealy-machine moore-machine pipelining-capabilities

Updated Jan 1, 2021
Verilog

ILoveBacteria / elevator-state-machine

My Digital Logic course project - Elevator state machine

state-machine verilog digital-logic moore-machine

Updated Aug 4, 2022
Verilog

Arsham-LH / Logic-Circuits

Simulation of logic circuits using Verilog, Proteus and other tools.

fsm verilog proteus digital-circuits mealy-machine moore-machine logic-circuits

Updated Sep 5, 2024
Verilog

a-whi / Digital-systems

Digital systems class at uni

counter fsm finite-state-machine digital-systems moore-machine digital-systems-design cognition-timer

Updated Oct 19, 2024
Verilog

v5run / DE1-SoC-ComboLock

The project below orients the likes of Verilog, Intel Quartus Prime, and DE1_SoC boards to compute a combination lock through Moore FSM applications!

fsm verilog moore-machine

Updated Jan 12, 2024
Verilog

MohammadYAmmar / Design-Moore-FSM-project-via-Quartus-and-ModelSim

Simulate a statement through Moore FSM, With a full explanation. This project was my last additional course project for Verilog in Digital Systems Design during my BS in Computer Engineering

simulation verilog hdl modelsim quartus moore-machine digital-systems-design

Updated Aug 23, 2021
Verilog

Improve this page

Add a description, image, and links to the moore-machine topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the moore-machine topic, visit your repo's landing page and select "manage topics."