Hardware acceleration of image scaling
-
Updated
Feb 15, 2024 - Verilog
#
nios2
Here are 8 public repositories matching this topic...
FPGA SOC Mario NES in SystemVerilog. Built on a DE-10 Lite FPGA, synthesized in Quartus Prime 18.1
-
Updated
Dec 16, 2021 - Verilog
Designing a simple processor system on FPGA. This is demo project to test FPGA DE10-Standard and develop a simpe Nios2 app.
-
Updated
Aug 19, 2021 - Verilog
A sample design of Nios with on-board SDRAM for CYC1000 (a low cost Cyclone10 FPGA board)
-
Updated
Jul 8, 2021 - Verilog
Design MMU for socfpga-linux 4.11. Test with Altera DE2-115.
-
Updated
Apr 13, 2017 - Verilog
Improve this page
Add a description, image, and links to the nios2 topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the nios2 topic, visit your repo's landing page and select "manage topics."