risc
Here are 30 public repositories matching this topic...
What's that weird looking CPU?
-
Updated
May 26, 2021 - C++
SRP16 is free and open ISA for 16-bit CPUs and Microcontrollers.
-
Updated
Oct 17, 2021 - C++
An out-of-order execution CPU simulator for CS2410 Computer Architecture course final project at the University of Pittsburgh.
-
Updated
Jun 4, 2023 - C++
Assembler and Emulator for an artificial RISC instruction set
-
Updated
Oct 31, 2021 - C++
A simple RISC I emulator, developed by David A. Patterson | Um simples emulador *inspirado* no RISC I desenvolvido pelo David A. Patterson
-
Updated
Feb 14, 2024 - C++
RISCAL is a 32-bit reduced instruction-set computer (RISC) designed for learning and research purposes. It is named after my dog, Rascal.
-
Updated
Dec 23, 2021 - C++
A class assignment to design the data path of a processor
-
Updated
Jun 15, 2022 - C++
This Repo contains multi processor version for Simple RISC architecture .We have added additional code on previous built RISC architecture.
-
Updated
Jan 11, 2018 - C++
An assembler and emulator for a custom RISC instruction set.
-
Updated
Aug 13, 2023 - C++
Improve this page
Add a description, image, and links to the risc topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the risc topic, visit your repo's landing page and select "manage topics."