VLSI EDA Global Router
-
Updated
Jan 22, 2018 - C++
VLSI EDA Global Router
Two Address Instructions (16bit) CPU
A SAT-Based cell router.
A LEF/DEF Utility.
reproduction paper research in low voltage clock tree design
Steiner Shallow-Light Tree for VLSI Routing
Synthesizeable VHDL and Verilog implementation of 64-point FFT/IFFT Processor with Q4.12 Fixed Point Data Format.
Latex source files for a research paper on improving placement algorithms used in VLSI design process
Animation of VLSI Placement/Floorplanning using Simulated Annealing or Iterative Improvement
Visualization of VLSI Maze Routing Algorithms (Lee, Hadlock, A*)
DATC RDF
VLSI Design, Magic, OpenCircuitDesign,CMOS VLSI Design, CMOS Inverter Magic
A simple tool to demonstrate the physical design steps of VLSI Design Flow.
Domain Specific Hardware Accelerators - VLSI CAD Project
Courseworks of CS6165 VLSI Physical Design Automation, NTHU.
Some simple examples for the Magic VLSI physical chip layout tool.
This repository documents my work on Advanced Physical Design Using OpenLANE/Sky130. The objective of this project was to implement an opensource RTL2GDS flow using OpenLANE and opensource PDK provided by Google/SkyWater130
Add a description, image, and links to the vlsi-physical-design topic page so that developers can more easily learn about it.
To associate your repository with the vlsi-physical-design topic, visit your repo's landing page and select "manage topics."