🎲 A Tiny and Platform-Independent True Random Number Generator for any FPGA (and ASIC).
-
Updated
Apr 4, 2024 - VHDL
🎲 A Tiny and Platform-Independent True Random Number Generator for any FPGA (and ASIC).
The LEON2 is a synthesisable VHDL model of a 32-bit processor conforming to the IEEE-1754 (SPARC V8) architecture.
This repository contains the work done during learning LinuxFoundationX LFD111x Building a RISC-V CPU Core
Laboratories of 'Microelectronic Systems' course at PoliTo
Add a description, image, and links to the asic-design topic page so that developers can more easily learn about it.
To associate your repository with the asic-design topic, visit your repo's landing page and select "manage topics."