🖥️ A tiny, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.
-
Updated
Jun 17, 2024 - C
🖥️ A tiny, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.
Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy
Linux SPI driver for Bitmain ASIC miners.
SystemVerilog DPI "TCP/IP Shunt" (System Verilog/SystemC/Python TCP/IP socket library)
Linux userspace driver for Spondoolies SP2x/SP3x miners.
Core mapping on to NOC
Add a description, image, and links to the asic topic page so that developers can more easily learn about it.
To associate your repository with the asic topic, visit your repo's landing page and select "manage topics."