Control and status register code generator toolchain
asic
fpga
eda
verilog
csr
command-line-tool
systemverilog
uvm
registers
axi
amba
apb
register-descriptions
systemrdl-compiler
hardware-description-language
uvm-register-model
-
Updated
Nov 8, 2023 - Python