chisel
Here are 146 public repositories matching this topic...
An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
-
Updated
Jun 14, 2024 - Scala
Open-source high-performance RISC-V processor
-
Updated
Jun 14, 2024 - Scala
A repository that implements simple examples to test the feasibility of TyWaves solutions w.r.t. mapping from Chisel level code to final values dumped in trace files by the simulators.
-
Updated
Jun 12, 2024 - Scala
A dynamic verification library for Chisel.
-
Updated
Jun 6, 2024 - Scala
A Chisel RTL generator for network-on-chip interconnects
-
Updated
Jun 6, 2024 - Scala
SonicBOOM: The Berkeley Out-of-Order Machine
-
Updated
Jun 6, 2024 - Scala
Kubernetes Operator for Chisel
-
Updated
Jun 10, 2024 - Rust
The batteries-included testing and formal verification library for Chisel-based RTL designs.
-
Updated
May 31, 2024 - Scala
Network components (NIC, Switch) for FireBox
-
Updated
Jun 6, 2024 - Scala
Coarse Grained Reconfigurable Arrays with Chisel3
-
Updated
May 9, 2024 - Scala
Compromise a web application and delve deeper into the network to access hosts that you cannot directly reach from your attack host using different approaches.
-
Updated
May 6, 2024 - JavaScript
Improve this page
Add a description, image, and links to the chisel topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the chisel topic, visit your repo's landing page and select "manage topics."