Hardware implementation of a JPEG encoder for FPGA/ASIC, developed as an academic project in the Advanced Logic Design course (Hebrew University, 2006–2017).
asic fpga university-project verilog image-compression jpeg-encoder rtl-design hardware-design logc-design
-
Updated
Sep 30, 2025 - HTML