Here are
66 public repositories
matching this topic...
Исходные коды к главам книги "Цифровой синтез: практический курс" (под ред. А.Ю. Романова и Ю.В. Панчула)
Updated
Sep 15, 2023
Verilog
Test for video output using the ADV7513 chip on a de10 nano board
Updated
Feb 14, 2019
Verilog
Simple 8-bit UART realization on Verilog HDL.
Updated
Apr 27, 2024
Verilog
A 32-bit MIPS processor used Altera Quartus II with Verilog.
Updated
Sep 20, 2018
Verilog
Generic FPGA SDRAM controller, originally made for AS4C4M16SA
Updated
Sep 7, 2020
Verilog
Simple verilog project with ability to connect to GPS module using UART and parse NMEA coordinates using finite state machine
Updated
Mar 21, 2019
Verilog
Updated
Jul 14, 2019
Verilog
HDL project of Matrix Processing Unit for FPGA devices.
Updated
Sep 2, 2020
Verilog
Updated
Apr 21, 2019
Verilog
Design for board DE2-115, microprocessor soft running a uCOS-II(Real Time Operating System). Application to test is a Lift program
Updated
Mar 18, 2017
Verilog
Updated
Aug 17, 2021
Verilog
Updated
Dec 18, 2017
Verilog
Transfers data from an ADC to a PC via ethernet
Updated
Jun 7, 2018
Verilog
A verilog HDL based project to control a servomotor with voice commands from an android phone.
Updated
Nov 11, 2019
Verilog
Updated
Feb 27, 2019
Verilog
AES implementation using verilog
Updated
Aug 28, 2022
Verilog
fpga verilog risc-v rv32i cpu
Updated
Apr 18, 2023
Verilog
CSCB58 Computer Organization Project on which runs on which runs on an Altera DE1-115 FPGA board
Updated
Aug 1, 2017
Verilog
A simple processor designed using Verilog and Altera DE1 development board.
Updated
Apr 22, 2020
Verilog
Ping Pong game on an FPGA in Verilog using HDMI
Updated
Jun 14, 2020
Verilog
Improve this page
Add a description, image, and links to the
quartus
topic page so that developers can more easily learn about it.
Curate this topic
Add this topic to your repo
To associate your repository with the
quartus
topic, visit your repo's landing page and select "manage topics."
Learn more
You can’t perform that action at this time.