Small test project to analyse RISC-V bitmanip extension
-
Updated
Jul 28, 2023 - Python
Unlike most other ISA designs, the RISC-V ISA is provided under open source licenses that do not require fees to use. A number of companies are offering or have announced RISC-V hardware, open source operating systems with RISC-V support are available and the instruction set is supported in several popular software toolchains.
Notable features of the RISC-V ISA include a load–store architecture, bit patterns to simplify the multiplexers in a CPU, IEEE 754 floating-point, a design that is architecturally neutral, and placing most-significant bits at a fixed location to speed sign extension. The instruction set is designed for a wide range of uses. The base instruction set has a fixed length of 32-bit naturally aligned instructions, and the ISA supports variable length extensions where each instruction could be an any number of 16-bit parcels in length. Subsets support small embedded systems, personal computers, supercomputers with vector processors, and warehouse-scale 19 inch rack-mounted parallel computers.
Small test project to analyse RISC-V bitmanip extension
RISC-V Performance Measurement Tool
Personal archive of solutions to tasks of CS61C at UC Berkeley for Summer 2021
A performance benchmark framework for image encryption algorithms on x86. ARM and RISC-V architectures.
A simulator for the RISC-V Instruction Set Architecture.
Demonstration of using overlays in RISC-V embedded project
Nebula: a microarchitecture simulator built from loosely coupled microservices
Charla, fotos y demás del evento Encuentro Centroamericano de Software Libre del 2017