spi
Here are 29 public repositories matching this topic...
Interface Protocol in Verilog
-
Updated
Aug 2, 2019 - Verilog
SPI bus slave and flip-flop register memory map implemented in Verilog 2001 for FPGAs
-
Updated
Dec 15, 2019 - Verilog
Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface
-
Updated
Nov 21, 2017 - Verilog
Connecting FPGA and Arduino using SPI.
-
Updated
Apr 30, 2022 - Verilog
verilog modules
-
Updated
May 4, 2020 - Verilog
An AES encryption and decryption project that follows SPI (Serial Peripheral Interface) specification. Implemented in Verilog
-
Updated
May 19, 2023 - Verilog
Designing means to communicate as an SPI master, being a part of AXI interface
-
Updated
Sep 14, 2023 - Verilog
NeoPixel LED Controller | NeoPixel LED 控制器 | 基於MAX10 FPGA的音樂全彩光立方LED控制器
-
Updated
Jan 4, 2022 - Verilog
Implementation of a Serial Peripheral Interface(SPI) using Verilog and testing various modes of the SPI Device
-
Updated
Oct 20, 2023 - Verilog
A full hardware implementation of the AES using Verilog, supporting SPI communication between all modules.
-
Updated
Jun 5, 2023 - Verilog
SPI is a synchronous, full duplex master-slave-based interface. The data from the master or the slave is synchronized on the rising or falling clock edge based on mode .Both master and slave can transmit data at the same time. The SPI interface got 4 wires.
-
Updated
Jul 31, 2021 - Verilog
FPGA based analog signal generator with DAC
-
Updated
Feb 11, 2024 - Verilog
SPI module for Nexys 4 Artix-7 FPGA Trainer Board
-
Updated
May 4, 2020 - Verilog
SPI-Interface using the Master-Slave regular mode method
-
Updated
Jun 1, 2022 - Verilog
Improve this page
Add a description, image, and links to the spi topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the spi topic, visit your repo's landing page and select "manage topics."