You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
The project here intends to demonstrate a simple but useful experiment on low level hardware-software communication.It integrates Verilog as the hardware description language, Python as the software communication interface, and the Basys3 FPGA board as the primary hardware controller.