Skip to content
#

verilog-hdl

Here are 526 public repositories matching this topic...

A pipelined implementation of MIPS32 processor using Verilog HDL MIPS32 is a Reduced Instruction Set Computer (RISC) architecture, and here, this particular processor is designed in Verilog HDL with 5 phases of pipeline, namely Instruction Fetch (IF), Instruction Decode (ID), Execution (EX), Memory (MEM), Write Back (WB). This design has a small…

  • Updated Aug 28, 2021
  • Verilog

Improve this page

Add a description, image, and links to the verilog-hdl topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the verilog-hdl topic, visit your repo's landing page and select "manage topics."

Learn more