




INPUT POWER




LDO 5V TO 3.3V




POWER LED




LDO 5V TO 1.1V







Status LED(FPGA)






FPGA SLG47910



PMOD



GPIO PINS



Configuration of Enable and Power Reset of FPGA

PWR (nRST)	EN (nSLEEP)	Description
0	X	Device Reset/Off State: • Configuration of FPGA Core is not retained, and Array Power is gated. • PLL, OCF, and OTP Memory are disabled. • Power consumption is reduced. BH48 Keep Register value at Reset = 1 (see Reg [19:0] in Appendix: Register Definitions). • Configuration is in H-Z state and is retained unless REG_GPO_KEEP = 1.
1	0	Lower Power State: • Configuration of FPGA Core is retained, and Array Power is gated. • PLL, OCF, and OTP Memory are disabled. • BRAM state is retained (BRAM[0..3] Register Enable = 0 (see Reg[32:0] in Appendix: Register Definitions) and BRAM[4..7] Register Enable = 0 (see Reg[32:1] in Appendix: Register Definitions)). • GPIO is not in Hi-Z state and data is retained. Configuration Mode: • From internal SRP • From external SRP • From MCU SPI • From Slave SPI (BRAM, BRAM, PLL, and OSC are controlled by IOBs).
1	1	Normal Operation State: • Configuration of FPGA Core is retained, and Array Power is gated. • PLL, OCF, and OTP Memory are enabled. • BRAM state is retained (BRAM[0..3] Register Enable = 1 (see Reg[32:0] in Appendix: Register Definitions) and BRAM[4..7] Register Enable = 1 (see Reg[32:1] in Appendix: Register Definitions)). • GPIO is not in Hi-Z state and data is retained.