




INPUT POWER




LDO 5V TO 3.3V



LDO 5V TO 1.1V



POWER LED



VICHARAK


Sheet: /Power/
File: POWER.kicad_sch

Title:


Size: A3 Date: 2026-02-12
KiCad E.D.A. 9.0.2

Rev: 0.2
Id: 2/4


SPI FLASH




LED




RP2350A



RESET BUTTON



OSCILLATOR



VICHARAK

Sheet: /RP2350/

File: RP2350.kicad_sch

Title:

Size: A3 Date: 2026-02-12

KiCad E.D.A. 9.0.2


Rev: 0.2

Id: 3/4


LED






FPGA SLG47910



PMOD



GPIO PINS



Configuration of Enable and Power Reset of FPGA

GPIO12 of RP2040 is connected to PWR

GPIO13 of RP2040 is connected to EN

PWR (nRST)	EN (nSLEEP)	Description
0	X	Device Reset/Off State: <ul style="list-style-type: none">Configuration of FPGA Core is not retained, and Array Power is gatedPLL, OSC, and OTP memory are disabledBRAM data is not retained unless BRAM Keep Register value at Reset = 1 (see Reg[193] in Appendix: Register Definitions)GPIO in Hi-Z state and not retained unless REG_GPIO_KEEP = 1.
1	0	Lower Power/Retention State: <ul style="list-style-type: none">Configuration of FPGA Core is retained, and Array Power is gatedPLL, OSC and OTP memory are disabledBRAM data is retained if BRAM(0..3) Register Enable = 0 (see Reg[320] in Appendix: Register Definitions) and if BRAM (4..7) Register Enable = 0 (see Reg[321] in Appendix: Register Definitions)GPIO is not in Hi-Z state and data is retained.
1	1	Configuration Mode: <ul style="list-style-type: none">From internal OTPFrom external GPIFrom MCU interfaceFPGA Core, GPIO, BRAM, PLL, and OSC are controlled by IOBs.



VICHARAK
Sheet: /FPGA/
File: FPGA.kicad_sch

Title:

Size: A3 Date: 2026-02-12
KiCad E.D.A. 9.0.2

Rev: 0.2
Id: 4/4