




## INPUT POWER




## LDO 5V TO 3.3V




## LDO 5V TO 1.1V






## POWER LED




## SPI Flash




## Status LED(RP2040)




## RP2040




## RESET BUTTON




## OSCILLATOR




## JST Debug Connector





Status LED(FPGA)





PMOD



FPGA SLG47910



GPIO PINS



Configuration of Enable and Power Reset of FPGA

GPI012 of RP2040 is connected to PWR

GPI013 of RP2040 is connected to EN

PWR (n/RE) EN (n/SLEEP)	Description
0 X	<b>Device Reset/Off State:</b> <ul style="list-style-type: none"><li>Configuration of FPGA Core is not retained, and Array Power is gated.</li><li>PLL, OSC, and OTP memory are disabled.</li><li>BRAM data is not retained unless BRAM Keep Register value at Reset = 1 (see Reg[103] in Appendix: Register Definitions).</li><li>GPIO is in Hi-Z state and not retained unless REG_GPIO_KEEP = 1.</li></ul>
1 0	<b>Lower Power/Retention State:</b> <ul style="list-style-type: none"><li>Configuration of FPGA Core is retained, and Array Power is gated.</li><li>PLL, OSC and OTP memory are disabled.</li><li>BRAM data is retained (BRAM[0:3] Register Enable = 0 (see Reg[302] in Appendix: Register Definitions) and if BRAM[4:7] Register Enable = 0 (see Reg[301] in Appendix: Register Definitions)).</li><li>GPIO is not in Hi-Z state and data is retained.</li></ul>
1 1	<b>Configuration Mode:</b> <ul style="list-style-type: none"><li>From internal OTP.</li><li>From external SPI.</li><li>From MCU interface.</li><li>FPGA Core, GPIO, BRAM, PLL, and OSC are controlled by IOBs.</li></ul>