



1 2 3 4 5 6 7 8


## INPUT POWER




## LDO 5V TO 3.3V



## POWER LED



## LDO 5V TO 1.1V









VICHARAK

Sheet: /Power/  
File: POWER.kicad\_sch**Title:**Size: A3 | Date: 2026-02-12  
KiCad E.D.A. 9.0.2Rev: 0.2  
Id: 2/4

1 2 3 4 5 6 7 8






1 2 3 4 5 6 7 8

**SPI FLASH****RP2350A****RESET BUTTON****LED****OSCILLATOR**

VICHARAK

Sheet: /RP2350/  
File: RP2350.kicad\_sch**Title:**Size: A3 | Date: 2026-02-12  
KiCad E.D.A. 9.0.2Rev: 0.2  
Id: 3/4

1 2 3 4 5 6 7 8

**LED****FPGA SLG47910****PMOD****GPIO PINS****Configuration of Enable and Power Reset of FPGA**

GPIO12 of RP2040 is connected to PWR

PWR (nRST)	EN (nSLEEP)	Description
0	X	Device Reset/Off State: • Configuration of FPGA Core is not retained, and Array Power is gated • PLL, OSC and OTP memory are disabled • BRAM data is not retained unless BRAM_Keep Register value at Reset = 1 (see Reg [193] in Appendix: Register Definitions) • GPIO is in H-Z state and not retained unless REG_GPIO_KEEP = 1.
1	0	Low Power State: • Configuration of FPGA Core is retained, and Array Power is gated • PLL, OSC and OTP memory are disabled • BRAM data is retained (BRAM[0..3]) Register.Enable = 0 (see Reg[520] in Appendix: Register Definitions) and (BRAM[4..7]) Register.Enable = 0 (see Reg[521] in Appendix: Register Definitions) • GPIO is not in H-Z state and data is retained.
1	1	Configuration Mode: • From external SPI • From external OCP • From MCU interface • FPGA Core, GPIO, BRAM, PLL, and OSC are controlled by IOBs.

GPIO13 of RP2040 is connected to EN

VICHARAK	
Sheet: /FPGA/ File: FPGA.kicad_sch	
Title:	
Size: A3	Date: 2026-02-12
Rev: 0.2	
KiCad E.D.A. 9.0.2	
Id: 4/4	

1 2 3 4 5 6 7 8