-
Notifications
You must be signed in to change notification settings - Fork 0
Home
-
Inference Software — Runtime, compiler, kernels, model execution, quantization, scheduling, and performance optimization for efficient LLM inference.
-
Architecture — System architecture, microarchitecture, accelerator datapaths, memory hierarchy, interfaces, and hardware design specifications.
-
RTL — SystemVerilog implementation, module hierarchy, coding standards, IP integration, and RTL development.
-
Verification — Functional verification, simulation infrastructure, testbenches, assertions, coverage analysis, and regression testing.
-
Physical Design — ASIC implementation including synthesis, floorplanning, power planning, place-and-route, timing closure, physical verification, and tapeout.
-
CAD — Development and maintenance of EDA flows, automation scripts, build infrastructure, design methodology, PDK integration, and tooling to improve engineering productivity.