Skip to content
#

embedded-coder

Here is 1 public repository matching this topic...

Automated Simulink-to-FPGA pipeline in Python: generates HLS-ready C from a discrete-time power system model (Emergency Diesel Generator), runs Vitis HLS synthesis on Zynq-7000 (xc7z020clg400-1) for 5 step sizes (5-100 us), and compares hardware execution to Simulink reference. 5.5x-6x speedup, 1e-11 to 1e-12 error.

  • Updated May 8, 2026
  • Python

Improve this page

Add a description, image, and links to the embedded-coder topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the embedded-coder topic, visit your repo's landing page and select "manage topics."

Learn more