Detailed level design of a chip that helps the CPU in computing the convolution process
-
Updated
May 13, 2018 - VHDL
Detailed level design of a chip that helps the CPU in computing the convolution process
Implementation of a Tensor Processing Unit for embedded systems and the IoT.
Hardware-accelerated sorting algorithm
AES-128 hardware implementation
RC5-32/12/16 hardware implementation
This accelerator uses a Nexys A7 100T FPGA to overlay an one image over another using an image mask and performing masking operations, with the results being displayed over VGA. The purpose of this project was to utilize the parallel nature of FPGAs to create a hardware accelerator for image masking applications.
VHDL implementation of a customizable CNN
Hardware acceleration: performance evaluation of the Xilinx Zynq-7000 SoC ZC702
Final Work for the Computer Engineer Degree - Univali - 2019
Progetto universitario. Realizzazione in VHDL, test e sintesi con Xilinx Vivado per FPGA di un CIC filter.
VHDL implementation of the WiSARD Neural Network (Wilkie, Stoneham and Aleksander Recognition Device)
A collection of HLS IP designs for Zybo-Z2
University of Pittsburgh ECE 1195
Digital Circuits Design Project (PoliMi, year 2022) - Memory Interaction
Hardware Accelerator design for Euler and Modified method in solving ODE using VHDL language in Xilinx Vivado Environment
Hardware Accelerator for ML
Innervator: Hardware Acceleration for Neural Networks.
Add a description, image, and links to the hardware-acceleration topic page so that developers can more easily learn about it.
To associate your repository with the hardware-acceleration topic, visit your repo's landing page and select "manage topics."