ice40up5k
Here are 24 public repositories matching this topic...
A C64 SID Chip recreation in FPGA
-
Updated
Jun 14, 2022 - Verilog
Simple voltage glitcher implementation for the iCEBreaker FPGA board
-
Updated
Mar 2, 2020 - Verilog
Arriquitaun hardware PCB design for hw accelerated retroconsole
-
Updated
Sep 2, 2019 - HTML
KiCad designs for the icepool project.
-
Updated
Jul 5, 2022
learn the combinational and sequential logic circuit.
-
Updated
Jun 21, 2024 - SystemVerilog
A HUB75 display controller base board using a Pi Pico W and an iCE40UP5K
-
Updated
Mar 20, 2024 - HTML
Example to test all UPduino GPIO outputs
-
Updated
Nov 24, 2022 - SystemVerilog
UPduino 3.x: new 4 layer layout, various other improvements
-
Updated
Oct 4, 2023 - HTML
Improve this page
Add a description, image, and links to the ice40up5k topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the ice40up5k topic, visit your repo's landing page and select "manage topics."