A small RISC-V core (SystemVerilog)
-
Updated
Aug 26, 2019 - SystemVerilog
A small RISC-V core (SystemVerilog)
A System Verilog processor design of a single cycle MIPS architecture
Add a description, image, and links to the microarchitecture topic page so that developers can more easily learn about it.
To associate your repository with the microarchitecture topic, visit your repo's landing page and select "manage topics."