Standard Cell Library based Memory Compiler using FF/Latch cells
-
Updated
Jun 15, 2024 - Verilog
Standard Cell Library based Memory Compiler using FF/Latch cells
VLSI Project for CMPE 480______ Authors: John San Juan, Cody Hum, Vincent Verdan, Jose Zaragosa
Unleash the power of VLSI design! From logic gates conception through integrated circuit creation to meticulous layout design, sculpt the heart of electronic systems. Dive into a world where every nanometer matters. 🚀🔧 #VLSI #ICDesign
delay estimation, sequencing, power dissipation of digital circuits
A High-performance Timing Analysis Tool for VLSI Systems
GDSII File Parsing, IC Layout Analysis, and Parameter Extraction
A simple Recap for different Digital Design topics from different references and books.
Library of approximate arithmetic circuits
A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).
FuzzyMSFLA-Algorithm (Fuzzy adaptive optimisation method)
FuzzyIWO-Algorithm (Adaptive fuzzy optimisation algorithm)
A Standalone Structural Verilog Parser
Electrical And Electronic Engineering Course Materials
Approximate multipliers of 8bit and 16bit
this repo contain simulations of various circuits
Add a description, image, and links to the vlsi-circuits topic page so that developers can more easily learn about it.
To associate your repository with the vlsi-circuits topic, visit your repo's landing page and select "manage topics."