FPGA Implementation of Image Processing for MNIST Dataset Based on Convolutional Neural Network Algorithm (CNN)
-
Updated
Dec 12, 2023 - VHDL
FPGA Implementation of Image Processing for MNIST Dataset Based on Convolutional Neural Network Algorithm (CNN)
A fast and efficient implementation of a SHA256 cracker
Hardware Accelerator for ML
Polynomial multiplier for the Xilinx Pynq-z2 board.
Useful VHDL scripts for hardware description.
Add a description, image, and links to the pynq-z2 topic page so that developers can more easily learn about it.
To associate your repository with the pynq-z2 topic, visit your repo's landing page and select "manage topics."