A sample design of Nios with on-board SDRAM for CYC1000 (a low cost Cyclone10 FPGA board)
-
Updated
Jul 8, 2021 - Verilog
A sample design of Nios with on-board SDRAM for CYC1000 (a low cost Cyclone10 FPGA board)
Overview: The goal of this project is to design an SDRAM controller that allows SDRAM memory to be interfaced with a microprocessor having only asynchronous memory support. There is no requirement to build the hardware, but a complete written report containing schematics and theory of operation is required
Design Verification of Flash, UART, and SDRAM controller for a 32 bit embedded RISC microprocessor using cocotb.
High-Speed SystemVerilog SDRAM Controller
Verilog HDL implementation of SDRAM controller and SDRAM model
🛠 A SDRAM controller in Verilog HDL
SDR SDRAM Controller with Avalon-MM bus; [Bugged, deprecated]
SDRAM Tester implemented in FPGA
SDRAM Controller, written by SystemVerilogHDL, supporting passing parameters including CAS Latency(CL), burst mode enable and burst length, using writing and reading control signal as request/response handshake bus protocol
Mitigating Single-Event Upsets in COTS SDRAM using an EDAC SDRAM Controller
SDRAM controller optimized to a memory bandwidth of 316MB/s
A HDL SDRAM controller designed for retro hardware and FPGAs
Simple SDRAM Controller for DE10-Lite.
【原创,已被编入官方教材】Three-level storage subsystem(SD+DDR2 SDRAM+Cache), based on Nexys4 FPGA board. 同济大学计算机系统结构课程设计,FPGA三级存储子系统。
Add a description, image, and links to the sdram-controller topic page so that developers can more easily learn about it.
To associate your repository with the sdram-controller topic, visit your repo's landing page and select "manage topics."