Example of how to get started with olofk/fusesoc.
-
Updated
Jul 25, 2021 - Python
Example of how to get started with olofk/fusesoc.
A flexible and scalable development platform for modern FPGA projects.
This project automates process of creating a PYNQ Z2 Overlay in Vivado, generates a custom Juypter Notebook template and uploads to a target PYNQ FPGA.
Limited python / cocotb interface to Xilinx/AMD Vivado simulator.
Bazel rules for Xilinx Vivado
Visual System Integrator - Accelerate your embedded development
HDLGen-ChatGPT, works in tandem with ChatGPT-3.5 chat interface to enable fast digital systems design and test specification capture, and automatic generation of both VHDL and Verilog models, and testbenches, and AMD Vivado and Intel Quartus Electronic Design Automation (EDA) project
An abstraction library for interfacing EDA tools
Add a description, image, and links to the vivado topic page so that developers can more easily learn about it.
To associate your repository with the vivado topic, visit your repo's landing page and select "manage topics."