testbench
Here are 23 public repositories matching this topic...
"Repository containing a collection of Verilog code modules and test bench for digital design projects. "
-
Updated
Apr 1, 2024 - Verilog
Design Verification of Flash, UART, and SDRAM controller for a 32 bit embedded RISC microprocessor using cocotb.
-
Updated
Oct 15, 2023 - Verilog
A simple MIPS processor in Verilog.
-
Updated
Jan 21, 2022 - Verilog
16-bit DADDA Multiplier design using using 5:2 compressor as the major reduction compressor and 4:2 compressor; and FullAdder and HalfAdder to simulate 3:2 and 2:2 compressors respectively.
-
Updated
May 14, 2021 - Verilog
-
Updated
May 28, 2024 - Verilog
-
Updated
Jun 3, 2024 - Verilog
bus interface, integrating LFSR’s for streamlined register management. Enabled seamless master-peripheral communication, enhancing system efficiency. Orchestrated comprehensive design stages, yielding a versatile RTL architecture for diverse applications
-
Updated
May 28, 2024 - Verilog
Verilog implementation of a computer architecture project (single-bus processor) on an iCEstick FPGA
-
Updated
Aug 6, 2023 - Verilog
This project implements a SPI (Serial Peripheral Interface) slave module with a single port RAM block. The SPI slave module receives data from a master device and communicates with the single port RAM to store and retrieve data.
-
Updated
May 21, 2024 - Verilog
An easy approach for Conway's Game Of Life with Verilog HDL
-
Updated
Sep 21, 2023 - Verilog
A real time clock module is designed and simulated in ModelSim. The language used is Verilog HDL.
-
Updated
Jul 27, 2020 - Verilog
probable journey of RTL coding ft. Chandra Prakash
-
Updated
Mar 14, 2024 - Verilog
This repository contain basic verilog codes which include the implementation of DLD (digital logic desgin ) circuits.
-
Updated
May 16, 2024 - Verilog
5 stage pipelined RISC-V core with AXI3 bus protocol between the directly mapped cache and main memory.
-
Updated
May 28, 2022 - Verilog
Verilog for ASIC Design
-
Updated
Sep 13, 2021 - Verilog
The project description of this project was the major project in the Computer Architecture course. It's a RISC-V processor and tested on Nexys A7 kit.
-
Updated
Feb 9, 2021 - Verilog
Improve this page
Add a description, image, and links to the testbench topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the testbench topic, visit your repo's landing page and select "manage topics."