


Data Plane Engine Interconnect & Atomic CSR Updates
Meeting
11/19/2024


#### **Outline**

- Data Plane Engine Interconnect
  - DPE AXI4-Stream Interface
  - DPE Flow Control
- Atomic CSR Updates
  - CSR Flow Control
  - CSR Update Latency

# **Data Plane Engine Interconnect**




#### **Data Plane Engine Interconnect**





# **Data Plane Engine Interconnect**


- Forward Flow Control (TVALID)
- Backward Flow Control (TREADY)





To CPU





























If we assume that the DPE just started processing a 1500B frame, PAUSE setup latency at multiplexer can be expressed as:

Furthermore, PAUSE to READY latency can be expressed as:

where T\_DC is a data path clearing latency.

#### For the cut-through pipeline:

- T\_DC1 (Header Parser) = 4\*T\_CLK
- T\_DC2 (WireGuard Assembler/Disassembler) = 4\*T\_CLK
- T\_DC3 (WireGuard Encryptor/Decryptor) = 4\*T\_CLK
- T\_DC4 (IP Lookup Engine) = 2\*T\_CLK

T\_DC = T\_DC1 + T\_DC2 + T\_DC3 + T\_DC4 = 14\*T\_CLK

For the store-and-forward DPE (worst-case scenario):

- T\_DC1 (Header Parser) = (1500/16)\*T\_CLK = 95\*T\_CLK
- T\_DC2 (WireGuard Assembler/Disassembler) = (1500/16)\*T\_CLK = 95\*T\_CLK
- T\_DC3 (WireGuard Encryptor/Decryptor) = (1500/16)\*T\_CLK = 95\*T\_CLK
- T\_DC4 (IP Lookup Engine) = (1500/16)\*T\_CLK = 95\*T\_CLK

T\_DC = T\_DC1 + T\_DC2 + T\_DC3 + T\_DC4 = 380\*T\_CLK

Hence, PAUSE to READY latency can be calculated as follows:

T\_PR = 95\*T\_CLK + 14\*T\_CLK + T\_CLK = 110\*T\_CLK (or 476\*T\_CLK for S&F DPE)

Update latency per byte of written CSR data if 32-bit bus is used:

• T\_CSR = (1/4) \* T\_CLK

Given that the Routing Table contains 16 entries of 300 bytes each, the update latency can be calculated as follows:

• T\_UPDATE = 16\*300\*T\_CSR = 1200\*T\_CLK

Finally, total CSR update latency can be calculated as follows:

•  $T = T_PR + T_UPDATE = 1310*T_CLK = approx. 16us (or 21us for S&F DPE)$ 

Since no packets are received in the DPE during the FCR handshake procedure, from the establishment of the pause until the completion of the CSR update, it is necessary to size the input FIFOs to at least:

C\_FIFO = T \* R = 16us \* 1Gbps = approx. 2000 bytes (or 2625 bytes for S&F DPE)

Given that there are four Rx FIFOs connected to 1GbE interfaces, the total required capacity is equal to:

C\_TOTAL = 4\*C\_FIFO = 8000 bytes (or 10500 bytes for S&F DPE)

As the CSR update latency has the biggest contribution to the total latency, we can conclude that the additional consumption of BRAM (needed for Rx FIFOs) is approximately equal to 2 bytes of memory for each byte of written CSR data.

If we want to support Jumbo frames, then each Rx FIFO must be at least 9000 bytes in size, which gives us a huge margin for CSR update latency (4-5 times more than needed).



Thank you!