


CSR/HAL Generation Flow Meeting 10/29/2024

Outline


- Automated CSR Generation
- RgGen
- SystemRDL

Automated CSR Generation



https://semiwiki.com/eda/semifore/319538-stop-writing-rtl-for-registers/

Automated CSR Generation



• https://semiwiki.com/eda/semifore/319538-stop-writing-rtl-for-registers/

- MIT Licensed Open-source by Taichi Ishitani (https://github.com/rggen/rggen)
- Based on UVM register model (UVM RAL/uvm_reg)
- Supports standard bus protocols for CSR IF (APB, AXI-Lite, Wishbone)
- Inputs:
 - YAML, JSON, TOML, Spreadsheet (XLSX, ODS, CSV)
- Outputs:
 - SystemVerilog, Verilog, VHDL
 - C header file
 - Register map documents written in Markdown
- Implemented in Ruby (supported by docker images)
- Plugins for special bit field types & custom host protocol

```
- register_block:
                                                                                                81
                                                                                                        - register:
        - name: uart csr
                                                                                                82
                                                                                                         - name: fcr
          byte_size: 32
                                                                                                83
                                                                                                           offset address: 0x08
                                                                                                84
                                                                                                           comment:
       85
                                                                                                             FIFO Control Register
                                                                                                86
                                                                                                           bit fields:
        - register:
                                                                                                87
          - name: rbr
                                                                                                           - <<:
                                                                                                88
                                                                                                             - { name: fifoen, bit_assignment: { lsb: 0, width: 1 }, type: wo, initial_value: 0 }
            offset_address: 0x00
                                                                                                89
                                                                                                             - comment: |
            type: [indirect, [lcr.dlab, 0]]
                                                                                                90
                                                                                                                FIFO Enable
10
            comment:
                                                                                                91
                                                                                                                1: Enables FIFOs
11
              Receiver Buffer Register
                                                                                                92
                                                                                                           - << :
12
            bit fields:
                                                                                                93
                                                                                                             - { name: rcvr_fifo_reset, bit_assignment: { lsb: 1, width: 1 }, type: w1trg }
13
            - { bit_assignment: { lsb: 0, width: 8 }, type: rotrg }
                                                                                                94
                                                                                                             - comment: |
14
                                                                                                95
                                                                                                                Receiver FIFO Reset
15
       96
                                                                                                                1: Resets RCVR FIFO
16
        - register:
                                                                                                97
                                                                                                           - <<:
17
          - name: thr
                                                                                                98
                                                                                                             - { name: xmit_fifo_reset, bit_assignment: { lsb: 2, width: 1 }, type: w1trg }
18
            offset_address: 0x00
                                                                                                99
                                                                                                             - comment: I
19
            type: [indirect, [lcr.dlab, 0]]
                                                                                               100
                                                                                                                Transmitter FIFO Reset
20
                                                                                               101
                                                                                                                1: Resets XMIT FIFO
            comment:
                                                                                               102
                                                                                                           - <<:
21
             Transmitter Holding Register
22
                                                                                               103
                                                                                                             - { name: dma_mode_select, bit_assignment: { lsb: 3, width: 1 }, type: wo, initial_value: 0 }
            bit fields:
                                                                                               104
                                                                                                             - comment: |
23
            - { bit_assignment: { lsb: 0, width: 8 }, type: wotrg, initial_value: 0xFF }
                                                                                               105
                                                                                                                DMA Mode Select
24
                                                                                                                0: Mode 0
                                                                                               106
25
       107
                                                                                                                1: Mode 1
26
        - register:
                                                                                               108
                                                                                                           - <<:
27
          - name: ier
                                                                                               109
                                                                                                             - { name: rcvr_fifo_trigger_level, bit_assignment: { lsb: 6, width: 2 }, type: wo, initial_value: 0b00 }
28
            offset_address: 0x04
                                                                                               110
                                                                                                             - comment: |
29
            type: [indirect, [lcr.dlab, 0]]
                                                                                               111
                                                                                                                 RCVR FIFO Trigger Level
30
            comment: I
                                                                                               112
                                                                                                                0b00: 1 byte
31
              Interrupt Enable Register
                                                                                               113
                                                                                                                0b01: 4 bytes
32
            bit fields:
                                                                                               114
                                                                                                                0b10: 8 bytes
33
            - <<:
                                                                                               115
                                                                                                                0b11: 14 bytes
34
              - { name: erbfi, bit_assignment: { lsb: 0, width: 1 }, type: rw, initial_value: 0 }
```

51

output logic [1:0] o_fcr_rcvr_fifo_trigger_level,

```
22
       module uart csr
                                                                                       448
                                                                                                   if (1) begin : g_rcvr_fifo_reset
23
         import rggen_rtl_pkg::*;
                                                                                       449
                                                                                                     rggen bit field if #(1) bit field sub if();
24
       #(
                                                                                       450
                                                                                                      rggen connect bit field if(bit field if, bit field sub if, 1, 1)
25
         parameter int ADDRESS WIDTH = 5,
                                                                                       451
                                                                                                     rggen_bit_field_w01trg #(
26
         parameter bit PRE DECODE = 0,
                                                                                       452
                                                                                                       .TRIGGER_VALUE (1'b1),
27
         parameter bit [ADDRESS_WIDTH-1:0] BASE_ADDRESS = '0,
                                                                                       453
                                                                                                       .WIDTH
                                                                                                                       (1)
28
         parameter bit ERROR STATUS = 0,
                                                                                       454
                                                                                                     ) u bit field (
29
         parameter bit [31:0] DEFAULT_READ_DATA = '0,
                                                                                       455
                                                                                                       .i clk
                                                                                                                      (i clk),
30
         parameter bit INSERT SLICER = 0,
                                                                                       456
                                                                                                       .i rst n
                                                                                                                     (i_rst_n),
31
         parameter bit [7:0] DLL_INITIAL_VALUE = 8'h00,
                                                                                                       .bit_field_if (bit_field_sub_if),
                                                                                       457
32
         parameter bit [7:0] DLM_INITIAL_VALUE = 8'h00
                                                                                       458
                                                                                                       .i value
                                                                                                                      ('0),
33
                                                                                       459
                                                                                                       .o trigger
                                                                                                                     (o fcr rcvr fifo reset trigger)
34
         input logic i_clk,
                                                                                       460
                                                                                                     );
35
         input logic i rst n,
                                                                                       461
                                                                                                   end
36
         rggen_apb_if.slave apb_if,
                                                                                       462
                                                                                                   if (1) begin : g xmit fifo reset
37
         input logic [7:0] i_rbr,
                                                                                       463
                                                                                                     rggen_bit_field_if #(1) bit_field_sub_if();
38
         output logic o_rbr_read_trigger,
                                                                                       464
                                                                                                      rggen connect bit field if(bit field if, bit field sub if, 2, 1)
39
         output logic [7:0] o_thr,
                                                                                       465
                                                                                                     rggen_bit_field_w01trg #(
40
         output logic o_thr_write_trigger,
                                                                                       466
                                                                                                       .TRIGGER_VALUE (1'b1),
41
         output logic o_ier_erbfi,
                                                                                       467
                                                                                                       .WIDTH
                                                                                                                       (1)
42
         output logic o ier etbei,
                                                                                       468
                                                                                                     ) u bit field (
43
         output logic o ier elsi,
                                                                                       469
                                                                                                       .i clk
                                                                                                                     (i clk),
44
         output logic o_ier_edssi,
                                                                                       470
                                                                                                       .i rst n
                                                                                                                     (i_rst_n),
45
         input logic i_iir_intpend,
                                                                                       471
                                                                                                       .bit_field_if (bit_field_sub_if),
46
         input logic [2:0] i_iir_intid2,
                                                                                       472
                                                                                                       .i value
                                                                                                                      ('0),
47
         output logic o for fifoen,
                                                                                       473
                                                                                                       .o_trigger
                                                                                                                      (o_fcr_xmit_fifo_reset_trigger)
48
         output logic o_fcr_rcvr_fifo_reset_trigger,
                                                                                       474
                                                                                                     );
49
         output logic o_fcr_xmit_fifo_reset_trigger,
                                                                                       475
                                                                                                   end
50
         output logic o fcr dma mode select,
```

```
173
                                                                           uint32 t rbr;
                                                                 174
                                                                           uint32 t thr;
                                                                 175
                                                                           uint32_t dll;
 1
       #ifndef UART CSR H
                                                                         } uart csr reg 0x00 t;
                                                                 176
       #define UART CSR H
                                                                 177
                                                                         typedef union {
       #include "stdint.h"
 3
                                                                 178
                                                                           uint32_t ier;
 4
       #define UART CSR RBR BIT WIDTH 8
                                                                           uint32 t dlm;
                                                                 179
 5
       #define UART_CSR_RBR_BIT_MASK_0xff
                                                                         } uart_csr_reg_0x04_t;
                                                                 180
                                                                         typedef union {
                                                                 181
 6
       #define UART CSR RBR BIT OFFSET 0
                                                                 182
                                                                           uint32 t iir;
       #define UART_CSR_RBR_BYTE_WIDTH 4
                                                                 183
                                                                           uint32_t fcr;
 8
       #define UART_CSR_RBR_BYTE_SIZE 4
                                                                         } uart_csr_reg_0x08_t;
                                                                 184
 9
       #define UART CSR RBR BYTE OFFSET 0x0
                                                                 185
                                                                         typedef struct {
10
       #define UART CSR THR BIT WIDTH 8
                                                                           uart_csr_reg_0x00_t reg_0x00;
                                                                 186
11
       #define UART_CSR_THR_BIT_MASK 0xff
                                                                           uart_csr_reg_0x04_t reg_0x04;
                                                                 187
                                                                           uart_csr_reg_0x08_t reg_0x08;
12
                                                                 188
       #define UART CSR THR BIT OFFSET 0
                                                                 189
                                                                           uint32_t lcr;
13
       #define UART_CSR_THR_BYTE_WIDTH 4
                                                                           uint32 t mrc;
                                                                 190
14
       #define UART CSR THR BYTE SIZE 4
                                                                           uint32_t lsr;
                                                                 191
15
       #define UART CSR THR BYTE OFFSET 0x0
                                                                           uint32 t msr;
                                                                 192
                                                                 193
                                                                           uint32 t scratch;
                                                                 194
                                                                         } uart_csr_t;
```

typedef union {

172


- Standardized by Accellera (https://www.accellera.org/downloads/standards/systemrdl)
- GPL-3.0 Licensed (https://github.com/systemrdl)
- Open-Source Tools:
 - PeakRDL-regblock generates synthesizable SystemVerilog RTL
 - PeakRDL-html produces intuitive and dynamic HTML documentation
 - PeakRDL-uvm generates a UVM register model
 - PeakRDL-ipxact lets you import and export IP-XACT XML
 - PeakRDL-Markdown export to a Markdown document
 - PeakRDL-cheader outputs a software abstraction layer C header
- Implemented in Python
- Extensive documentation

SystemRDL input

```
addrmap my_design {
    reg {
        field {
            sw = rw;
            hw = rw;
            we;
            } my_field;
        } my_reg[2];
};
```

Output - structured HW interface

```
hwif_out.my_reg[0].my_field.value
hwif_in.my_reg[0].my_field.next
hwif_in.my_reg[0].my_field.we
hwif_out.my_reg[1].my_field.value
hwif_in.my_reg[1].my_field.next
hwif_in.my_reg[1].my_field.we
```



DEMO



Thank you!