




CSR/HAL Generation Flow
Meeting
10/29/2024

Outline


- Automated CSR Generation
- RgGen
- SystemRDL

Automated CSR Generation



- <https://semiwiki.com/eda/semifore/319538-stop-writing-rtl-for-registers/>

Automated CSR Generation



- <https://semiwiki.com/eda/semifore/319538-stop-writing-rtl-for-registers/>

RgGen

- MIT Licensed Open-source by Taichi Ishitani (<https://github.com/rggen/rggen>)
- Based on UVM register model (UVM RAL/uvm_reg)
- Supports standard bus protocols for CSR IF (APB, AXI-Lite, Wishbone)
- Inputs:
 - YAML, JSON, TOML, Spreadsheet (XLSX, ODS, CSV)
- Outputs:
 - SystemVerilog, Verilog, VHDL
 - C header file
 - Register map documents written in Markdown
- Implemented in Ruby (supported by *docker images*)
- Plugins for special bit field types & custom host protocol

RgGen

```
1  - register_block:
2    - name: uart_csr
3      byte_size: 32
4
5  #####
6    - register:
7      - name: rbr
8        offset_address: 0x00
9        type: [indirect, [lcr.dlab, 0]]
10       comment: |
11         Receiver Buffer Register
12       bit_fields:
13         - { bit_assignment: { lsb: 0, width: 8 }, type: rotrg }
14
15     #####
16     - register:
17       - name: thr
18         offset_address: 0x00
19         type: [indirect, [lcr.dlab, 0]]
20         comment: |
21           Transmitter Holding Register
22         bit_fields:
23           - { bit_assignment: { lsb: 0, width: 8 }, type: wotrg, initial_value: 0xFF }
24
25     #####
26     - register:
27       - name: ier
28         offset_address: 0x04
29         type: [indirect, [lcr.dlab, 0]]
30         comment: |
31           Interrupt Enable Register
32         bit_fields:
33           - <<:
34             - { name: erbf1, bit_assignment: { lsb: 0, width: 1 }, type: rw, initial_value: 0 }
```

```
81  - register:
82    - name: fcr
83      offset_address: 0x08
84      comment: |
85        FIFO Control Register
86      bit_fields:
87        - <<:
88          - { name: fifoen, bit_assignment: { lsb: 0, width: 1 }, type: wo, initial_value: 0 }
89          - comment: |
90            FIFO Enable
91            1: Enables FIFOs
92        - <<:
93          - { name: rcvr_fifo_reset, bit_assignment: { lsb: 1, width: 1 }, type: w1trg }
94          - comment: |
95            Receiver FIFO Reset
96            1: Resets RCVR FIFO
97        - <<:
98          - { name: xmit_fifo_reset, bit_assignment: { lsb: 2, width: 1 }, type: w1trg }
99          - comment: |
100            Transmitter FIFO Reset
101            1: Resets XMIT FIFO
102        - <<:
103          - { name: dma_mode_select, bit_assignment: { lsb: 3, width: 1 }, type: wo, initial_value: 0 }
104          - comment: |
105            DMA Mode Select
106            0: Mode 0
107            1: Mode 1
108        - <<:
109          - { name: rcvr_fifo_trigger_level, bit_assignment: { lsb: 6, width: 2 }, type: wo, initial_value: 0b00 }
110          - comment: |
111            RCVR FIFO Trigger Level
112            0b00: 1 byte
113            0b01: 4 bytes
114            0b10: 8 bytes
115            0b11: 14 bytes
```

RgGen

```
22 module uart_csr
23     import rggen_rtl_pkg::*;
24     #(
25         parameter int ADDRESS_WIDTH = 5,
26         parameter bit PRE_DECODE = 0,
27         parameter bit [ADDRESS_WIDTH-1:0] BASE_ADDRESS = '0,
28         parameter bit ERROR_STATUS = 0,
29         parameter bit [31:0] DEFAULT_READ_DATA = '0,
30         parameter bit INSERT_SLICER = 0,
31         parameter bit [7:0] DLL_INITIAL_VALUE = 8'h00,
32         parameter bit [7:0] DLM_INITIAL_VALUE = 8'h00
33     )(
34         input logic i_clk,
35         input logic i_rst_n,
36         rggen_apb_if.slave apb_if,
37         input logic [7:0] i_rbr,
38         output logic o_rbr_read_trigger,
39         output logic [7:0] o_thr,
40         output logic o_thr_write_trigger,
41         output logic o_ier_erbf,
42         output logic o_ier_etbei,
43         output logic o_ier_elsi,
44         output logic o_ier_edssi,
45         input logic i_iir_intpend,
46         input logic [2:0] i_iir_intid2,
47         output logic o_fcr_fifo,
48         output logic o_fcr_rcvr_fifo_reset_trigger,
49         output logic o_fcr_xmit_fifo_reset_trigger,
50         output logic o_fcr_dma_mode_select,
51         output logic [1:0] o_fcr_rcvr_fifo_trigger_level,
```

```
448     if (1) begin : g_rcvr_fifo_reset
449         rggen_bit_field_if #(1) bit_field_sub_if();
450         `rggen_connect_bit_field_if(bit_field_if, bit_field_sub_if, 1, 1)
451         rggen_bit_field_w01trg #(
452             .TRIGGER_VALUE (1'b1),
453             .WIDTH (1)
454         ) u_bit_field (
455             .i_clk (i_clk),
456             .i_rst_n (i_rst_n),
457             .bit_field_if (bit_field_sub_if),
458             .i_value ('0),
459             .o_trigger (o_fcr_rcvr_fifo_reset_trigger)
460         );
461     end
462     if (1) begin : g_xmit_fifo_reset
463         rggen_bit_field_if #(1) bit_field_sub_if();
464         `rggen_connect_bit_field_if(bit_field_if, bit_field_sub_if, 2, 1)
465         rggen_bit_field_w01trg #(
466             .TRIGGER_VALUE (1'b1),
467             .WIDTH (1)
468         ) u_bit_field (
469             .i_clk (i_clk),
470             .i_rst_n (i_rst_n),
471             .bit_field_if (bit_field_sub_if),
472             .i_value ('0),
473             .o_trigger (o_fcr_xmit_fifo_reset_trigger)
474         );
475     end
```

RgGen

```
1  #ifndef UART_CSR_H
2  #define UART_CSR_H
3  #include "stdint.h"
4  #define UART_CSR_RBR_BIT_WIDTH 8
5  #define UART_CSR_RBR_BIT_MASK 0xff
6  #define UART_CSR_RBR_BIT_OFFSET 0
7  #define UART_CSR_RBR_BYTE_WIDTH 4
8  #define UART_CSR_RBR_BYTE_SIZE 4
9  #define UART_CSR_RBR_BYTE_OFFSET 0x0
10 #define UART_CSR_THR_BIT_WIDTH 8
11 #define UART_CSR_THR_BIT_MASK 0xff
12 #define UART_CSR_THR_BIT_OFFSET 0
13 #define UART_CSR_THR_BYTE_WIDTH 4
14 #define UART_CSR_THR_BYTE_SIZE 4
15 #define UART_CSR_THR_BYTE_OFFSET 0x0
```

```
172 typedef union {
173     uint32_t rbr;
174     uint32_t thr;
175     uint32_t dll;
176 } uart_csr_reg_0x00_t;
177 typedef union {
178     uint32_t ier;
179     uint32_t dlm;
180 } uart_csr_reg_0x04_t;
181 typedef union {
182     uint32_t iir;
183     uint32_t fcr;
184 } uart_csr_reg_0x08_t;
185 typedef struct {
186     uart_csr_reg_0x00_t reg_0x00;
187     uart_csr_reg_0x04_t reg_0x04;
188     uart_csr_reg_0x08_t reg_0x08;
189     uint32_t lcr;
190     uint32_t mrc;
191     uint32_t lsr;
192     uint32_t msr;
193     uint32_t scratch;
194 } uart_csr_t;
```


SystemRDL

- Standardized by Accellera
(<https://www.accellera.org/downloads/standards/systemrdl>)
- GPL-3.0 Licensed (<https://github.com/systemrdl>)
- Open-Source Tools:
 - **PeakRDL-regblock** generates synthesizable SystemVerilog RTL
 - **PeakRDL-html** produces intuitive and dynamic HTML documentation
 - **PeakRDL-uvm** generates a UVM register model
 - **PeakRDL-ipxact** lets you import and export IP-XACT XML
 - **PeakRDL-Markdown** export to a Markdown document
 - **PeakRDL-cheader** outputs a software abstraction layer C header
- Implemented in Python
- Extensive documentation

SystemRDL


SystemRDL input

```
addrmap my_design {  
  reg {  
    field {  
      sw = rw;  
      hw = rw;  
      we;  
    } my_field;  
  } my_reg[2];  
};
```

Output - structured HW interface


```
hwif_out.my_reg[0].my_field.value  
hwif_in.my_reg[0].my_field.next  
hwif_in.my_reg[0].my_field.we  
hwif_out.my_reg[1].my_field.value  
hwif_in.my_reg[1].my_field.next  
hwif_in.my_reg[1].my_field.we
```

SystemRDL



SystemRDL

DEMO



Thank you!