Repository navigation
arm profile M stm32 documentation structure
serhij.zolotukhin edited this page Jul 16, 2026
·
1 revision
- datasheet - STM32F103x6 Performance line, ARM-based 32-bit MCU - Copyright STMicroelectronics
- Pin descriptions
- Memory mapping
- Electrical characteristics
- Package characteristics
- RM0008 Reference manual - STM32F103xx advanced Arm-based 32-bit MCUs - Copyright STMicroelectronics
- Memory and bus architecture
- CRC calculation unit
- Power control (PWR)
- Backup registers (BKP)
- Low-, medium-, high- and XL-density reset and clock control (RCC)
- Connectivity line devices: reset and clock control (RCC)
- General-purpose and alternate-function I/Os (GPIOs and AFIOs)
- Interrupts and events
- Analog-to-digital converter (ADC)
- Digital-to-analog converter (DAC)
- Direct memory access controller (DMA)
- Advanced-control timers (TIM1 and TIM8)
- General-purpose timers (TIM2 to TIM5)
- General-purpose timers (TIM9 to TIM14)
- Basic timers (TIM6 and TIM7)
- Real-time clock (RTC)
- Independent watchdog (IWDG)
- Window watchdog (WWDG)
- Flexible static memory controller (FSMC)
- Secure digital input/output interface (SDIO)
- Universal serial bus full-speed device interface (USB)
- Controller area network (bxCAN)
- Serial peripheral interface (SPI)
- Inter-integrated circuit (I2C) interface
- Universal synchronous asynchronous receiver transmitter (USART)
- USB on-the-go full-speed (OTG_FS)
- Ethernet (ETH): media access control (MAC) with DMA controller
- Debug support (DBG)
- PM0056 Programming manual STM32F10xxx Cortex®-M3 programming manual - Copyright STMicroelectronics
- The Cortex®-M3 processor
- The Cortex®-M3 instruction set
- Core peripherals
-
- Memory protection unit (MPU)
-
- Nested vectored interrupt controller (NVIC)
-
- System control block (SCB)
-
- SysTick timer (STK)
- ddi0337g - Cortex-M3 Technical Reference Manual - Copyright ARM Limited
- Programmer’s Model
- System Control
- Memory Map
- Exceptions
- Clocking and Resets
- Power Management
- Nested Vectored Interrupt Controller
- Memory Protection Unit
- Core Debug
- Bus Interface
- Armv7-M Architecture Reference Manual - Copyright ARM Limited
- Application Level Architecture
-
- Application Level Programmers’ Model
-
- Arm Architecture Memory Model
-
- The Armv7-M Instruction Set
-
- The Thumb Instruction Set Encoding
-
- The Floating-point Instruction Set Encoding
-
- Instruction Details
- System Level Architecture
-
- System Level Programmers’ Model
-
- System Memory Model
-
- System Address Map
-
- System Instruction Details
- Debug Architecture
PM0042 Programming manual - STM32F10x Flash programming
My footer
My side bar