Signed / unsigned multiplier / divider used by a microcode-driven prime number generator
-
Updated
Apr 7, 2018 - VHDL
Signed / unsigned multiplier / divider used by a microcode-driven prime number generator
Finite-State Machine Design of a Simple Car Security Alarm on FPGA
Simple calculator implemented in VHDL using FSM logic
VHDL Implementation of Modulo2 Line by Matrix Multiplication (with Tutorial Series on Steemit)
CPU Design project for the course "Application and Design of Digital Logic" at Glasgow College, UESTC .
VHDL codes for 8-bit Vending Machine Processor, support for two drinks & three types of coins. contains: fsm, Accumulator, comparator, subtractor, mux, Adder, etc.
💻 Repositório para Disciplina EEL5105 - Circuitos e Técnicas Digitais - UFSC
Projekt (UART přijímací část) z předmětu Návrh číslicových systémů (INC), druhý semestr bakalářského studia BIT na FIT VUT/BUT, ak.rok 2021/2022
Flappy Bird VHDL
Integrated and programmed a VGA Interface using the Altera DE1 to output in synchronization with a custom programmed finite-state machine.
Computer Architecture Project using VHDL
FSM and Cache design for practicing the concepts of computer architecture
Assignment 6, Digital Logic Design Lab, Spring 2021, IIT Bombay
A team-project about a fem vending-machine I had in 2nd year of uni
4-bit calculator with all operations we set up for calculator. It have some main parts which are FSM(Finite State Machine) which has MOP(Micro-operations). Datapath that includes calculator's brain which is ALU(Arithmetic Logic Unit), multiplexers and hexadecimal decoder.
Design in VHDL of an hardware component for the Logic Circuit Design course @ PoliMi
Add a description, image, and links to the fsm topic page so that developers can more easily learn about it.
To associate your repository with the fsm topic, visit your repo's landing page and select "manage topics."