Skip to content
#

quartus-prime

Here are 115 public repositories matching this topic...

This project template is designed to streamline the development of SystemVerilog projects using Verilator, GTKWave, and Make. The template includes a Makefile with various recipes for compiling, simulating, and visualizing the design. It also includes a directory structure for organizing the HDL files, test benches, and simulation waveforms.

  • Updated Oct 22, 2024
  • SystemVerilog

This repository features a self-designed and enhanced single-cycle RISC-V processor, developed based on the Digital Design and Computer Architecture RISC-V Edition book. The project includes a complete Verilog implementation, supporting various instruction types, with performance enhancements and detailed schematics for analysis.

  • Updated Sep 6, 2024
  • Verilog

Improve this page

Add a description, image, and links to the quartus-prime topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the quartus-prime topic, visit your repo's landing page and select "manage topics."

Learn more