#

vivado

Here are 42 public repositories matching this topic...

ichi4096 / vivado-on-silicon-mac

Installs Vivado on M1/M2/M3 macs

macos docker arm fpga vivado arm64 aarch64 vivado-installer

Updated Sep 28, 2024
C

henrikbrixandersen / elf-bootloader

SPI ELF bootloader for Xilinx Microblaze processors

spi xilinx vivado elf bootloader xilinx-vivado xilinx-sdk

Updated Oct 17, 2017
C

lvgl / lv_port_xilinx_zedboard_vitis

This repository contains a template AMP project for the Zedboard using VGA, FreeRTOS, LVGL and USB peripherals

embedded usb tcp amd mouse freertos ntp xilinx vivado touchscreen zedboard vga digilent lvgl vitis

Updated Oct 12, 2023
C

leos313 / DOOM_FPGA

Accelerating a Classic 3D Video Game (The DOOM) on Heterogeneous Reconfigurable MPSoCs

linux fpga doom accelerate vivado fpga-soc-linux fpga-game hardware-acceleration mpsoc fpga-accelerator 3d-video-game chocolate-doom heterogeneous-reconfigurable-mpsocs

Updated Jun 4, 2020
C

lite-david / comet

RISC-V ISA based 32-bit processor written in HLS

asic fpga hls comet isa vivado risc catapult

Updated Nov 7, 2019
C

pavel-demin / eclypse-z7-notes

Notes on the Eclypse Z7 development board

fpga zynq dsp tcl verilog xilinx sdr vivado digilent vitis eclypse-z7

Updated Nov 17, 2024
C

Reconfigurable-Computing-CalPoly-Pomona / Reconfigurable-BLAST-N

The Blastn (Basic Local Alignment Search Tool for Nucleotides) algorithm with Smith-Waterman scoring implemented for FPGAs

python bioinformatics fpga cplusplus vhdl verilog vivado blastn

Updated Dec 10, 2019
C

khaled-e-a / Hardware-Software-SHA-3-HLS

HLS SHA-3 Accelerator

c fpga zynq cpp verilog research-tool vivado hardware-acceleration high-level-synthesis vivado-hls vivado-ip-integrator

Updated Nov 25, 2018
C

Abhishek0706 / Han-Carlson-Adder

code for printing verilog code of han carlson adder for n bits in python as well as java both.

java python3 verilog vivado han-carlson

Updated Mar 31, 2019
C

gogolB / EE175

EE 175 Senior Design. Multibaseline Stereo Camera

computer-vision zynq matlab university-project verilog xilinx vivado slam university-course senior-design stereo-vision ov7670

Updated Mar 17, 2018
C

pavel-demin / giga-zee-notes

Notes on the GigaZee modules

linux fpga zynq verilog xilinx vivado giga-zee gigazee te0720

Updated Aug 11, 2024
C

sgherbst / jtag_test

Fully-automated Vivado + SDK example that tests an emulated JTAG TAP controller

tap fpga firmware tcl vivado ps jtag vitis

Updated Aug 1, 2020
C

andresrodriguez55 / aSimple8-BitProcessor

Simple microprocessor in SystemVerilog.

design microprocessor vivado systemverilog logic-design

Updated Jul 12, 2021
C

der-mur / zynq-freertos-sandbox

This is my sandbox for experimenting with the features offered by the AMD (Xilinx) FreeRTOS port. The main platform used is the Digilent Zybo-z7-20. The implemented system is quite simple, comprising a range of GPIO features (LEDs, buttons, switches, and test outputs for monitoring) and two UART communication channels.

freertos vivado zynq-7000 digilent-zybo vitis digilent-zybo-z7-20

Updated Jan 8, 2024
C

JacobLondon / Blastn

The Blastn (Basic Local Alignment Search Tool for Nucleotides) algorithm with Smith-Waterman scoring implemented for FPGAs

python bioinformatics school fpga cplusplus vhdl verilog vivado blastn

Updated Dec 5, 2019
C

topalovicdraganl / nativeAMP

One solution of Unsupervised AMP, concept where multiple operating systems or bare-metal applications run on individual CPU cores.

c amp vivado soc zynq-7000 zynqmp ultrazed xapp1079

Updated Mar 16, 2019
C

wyattduber / CyDAQ

CyDAQ DSP Platform Firmware and Software Redesign - Iowa State University Senior Design May 2023 Group 47 - Blake Fisher, Cole Langner, Corbin Kems, Jens Rasmussen, Long Zeng, Wyatt Duberstein, Yohan Bopearatchy

python dsp pyqt5 python3 adc vivado daq petalinux zybo pyqt5-desktop-application zybo-z7 pyqt5-gui vitis

Updated Jul 20, 2024
C

JohnnyGOX17 / Ultra96v2-sandbox

Sandbox for Avnet's Ultra96v2 MPSoC Eval board

embedded xilinx vivado avnet ultra96

Updated Nov 3, 2021
C

WesR / ComputerEngineering-Project-1

ECGR 2181 – Fall 2018 – Project 1

vhdl computer-engineering vivado

Updated Oct 24, 2018
C

fred-framework / dart_ips

a library of DART-enabled hw IPs

vivado high-level-synthesis vivado-hls

Updated Sep 23, 2022
C

Improve this page

Add a description, image, and links to the vivado topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the vivado topic, visit your repo's landing page and select "manage topics."