Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy
-
Updated
Jun 13, 2024 - C
Unlike most other ISA designs, the RISC-V ISA is provided under open source licenses that do not require fees to use. A number of companies are offering or have announced RISC-V hardware, open source operating systems with RISC-V support are available and the instruction set is supported in several popular software toolchains.
Notable features of the RISC-V ISA include a load–store architecture, bit patterns to simplify the multiplexers in a CPU, IEEE 754 floating-point, a design that is architecturally neutral, and placing most-significant bits at a fixed location to speed sign extension. The instruction set is designed for a wide range of uses. The base instruction set has a fixed length of 32-bit naturally aligned instructions, and the ISA supports variable length extensions where each instruction could be an any number of 16-bit parcels in length. Subsets support small embedded systems, personal computers, supercomputers with vector processors, and warehouse-scale 19 inch rack-mounted parallel computers.
Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy
Capstone disassembly/disassembler framework for ARM, ARM64 (ARMv8), Alpha, BPF, Ethereum VM, HPPA, M68K, M680X, Mips, MOS65XX, PPC, RISC-V(rv32G/rv64G), SH, Sparc, SystemZ, TMS320C64X, TriCore, Webassembly, XCore and X86.
A self-hosting and educational C optimizing compiler
🖥️ A tiny, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.
Compact and Efficient RISC-V RV32I[MAFC] emulator
Nuclei RISC-V Software Development Kit
MDX — A BSD-style RTOS
A minimalist RISC-V system emulator capable of running Linux kernel
An optimized neural network operator library for chips base on Xuantie CPU.
No PR will be accepted for now, but feel free to submit issue, very appreciated.