xilinx
Here are 619 public repositories matching this topic...
Must-have verilog systemverilog modules
-
Updated
Jun 27, 2024 - Verilog
A zero-copy Linux driver and a userspace interface library for Xilinx's AXI DMA and VDMA IP blocks. These serve as bridges for communication between the processing system and FPGA programmable logic fabric, through one of the DMA ports on the Zynq processing system. Distributed under the MIT License.
-
Updated
Jan 12, 2023 - C
An abstraction library for interfacing EDA tools
-
Updated
Jun 28, 2024 - Python
Brevitas: neural network quantization in PyTorch
-
Updated
Jun 28, 2024 - Python
HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs
-
Updated
Jul 9, 2019 - C++
32-bit Superscalar RISC-V CPU
-
Updated
Sep 18, 2021 - Verilog
Build Customized FPGA Implementations for Vivado
-
Updated
Jun 30, 2024 - Java
Bus bridges and other odds and ends
-
Updated
Jan 12, 2024 - Verilog
Improve this page
Add a description, image, and links to the xilinx topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the xilinx topic, visit your repo's landing page and select "manage topics."