-
Updated
Nov 23, 2017 - Verilog
fpga-soc
Here are 35 public repositories matching this topic...
Single-Cycle and 5-stage Pipelined SoC
-
Updated
May 26, 2018 - Verilog
A Flyweight MBIST Block - FPGA synthesizable, Multi-algorithm integrated
-
Updated
Jan 27, 2019 - Verilog
Basic RISC-V Test SoC
-
Updated
Apr 7, 2019 - Verilog
The Antikernel operating system project
-
Updated
Apr 23, 2020 - Verilog
Projects from a second-year computer engineering course on digital logic (written in Verilog)
-
Updated
Jan 15, 2021 - Verilog
Inference Design, Behavioral simulations, and Hardware Implementation.
-
Updated
May 26, 2021 - Verilog
SoCFPGA: Mapping HPS Peripherals, like I²C or CAN, over the FPGA fabric to FPGA I/O and using embedded Linux to control them (Intel Cyclone V)
-
Updated
Jun 9, 2021 - Verilog
Video And Image Processing Using FPGA
-
Updated
Jun 28, 2021 - Verilog
Designing a simple processor system on FPGA. This is demo project to test FPGA DE10-Standard and develop a simpe Nios2 app.
-
Updated
Aug 19, 2021 - Verilog
FPGA SOC Mario NES in SystemVerilog. Built on a DE-10 Lite FPGA, synthesized in Quartus Prime 18.1
-
Updated
Dec 16, 2021 - Verilog
Advanced encryption standard (AES128, AES192, AES256) Encryption and Decryption Implementation in Verilog HDL
-
Updated
Jul 31, 2022 - Verilog
NIOS II controlled hardware ODE solver implemented on Cyclone IV FPGA
-
Updated
Oct 10, 2022 - Verilog
Improve this page
Add a description, image, and links to the fpga-soc topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the fpga-soc topic, visit your repo's landing page and select "manage topics."