Repository navigation
PR 0122 Vulkan retire idle queued reports without a command buffer
State: Merged Reviewed head: 2dd5c45ed4832be591ac8930e9df6ee2d8627ad2 Role: Supporting implementation/test history. The primary technical reference is Performance-Research-G03-Deferred-Report-Completion.
A shared finish or retirement API can have a CPU-only branch. Instrument the actual operation rather than inferring a GPU wait from a function name, and make ownership timing explicit in oracles.
flowchart LR
A["Before: CPU-side report entries could remain queued unless a Vulkan command buffer was active."] --> B["PR #122"]
B --> C["After: PFIFO-idle queues retire in order; active GPU work still follows submit/wait/query ordering."]
A shared finish or retirement API can have a CPU-only branch. Instrument the actual operation rather than inferring a GPU wait from a function name, and make ownership timing explicit in oracles.
- Do not infer correctness or cost from labels such as clean, finish, same handle, or disabled.
- Preserve the ownership, range, publication, retry, identity, or progress contract exposed by the PR.
- Keep focused correctness evidence separate from broad throughput claims.
- Re-run the relevant negative control when moving the mechanism to another renderer or subsystem.
- PR #122
- Reviewed head: 2dd5c45ed4832be591ac8930e9df6ee2d8627ad2
- Primary technical reference: Performance-Research-G03-Deferred-Report-Completion
This page records what the PR taught us. Current design, source status, future experiments, and acceptance rules belong on the linked technical reference page.
DSP tooling guide and navigation updated November 2, 2026 for experimental PR #384, source 8f51d237. Capture/replay usage and limits.
The earlier wiki-wide review was published November 1, 2026. Emulator source: b7140848. Reviewed wiki content: 1d2b671. Current status · Release availability · Publication process.
- Home
- Current status
- Stable versus main
- Implemented mechanisms
- Controls and defaults
- Measured results and limits
- Complete change register
- System
- CPU and vCPU
- Memory and DMA
- Graphics / NV2A
- APU and audio
- Timing and timers
- Platform and I/O
- Hardware observations
- Fidelity boundaries
- Methodology
- PGR2 routes
- Debugging lag / hot paths
- Tools and commands
- DSP capture, replay and fuzzing
- HLE readiness and public XISO proof
- Concurrent DSP shadow and OpenAL proof
- DSP HLE operation inventory
- DSP HLE fix examples and testing
- Development
- Upstream shortlist
- Wiki maintenance
- Research / retired work
- Optimization catalog
- Hot-path shortcuts
- Researched experiments
- Unproven proposal directory
- PR lessons
- September26 snapshot
Repository · PRs · Issues