Skip to content
#

RISC-V

Star
riscv logo

Unlike most other ISA designs, the RISC-V ISA is provided under open source licenses that do not require fees to use. A number of companies are offering or have announced RISC-V hardware, open source operating systems with RISC-V support are available and the instruction set is supported in several popular software toolchains.

Notable features of the RISC-V ISA include a load–store architecture, bit patterns to simplify the multiplexers in a CPU, IEEE 754 floating-point, a design that is architecturally neutral, and placing most-significant bits at a fixed location to speed sign extension. The instruction set is designed for a wide range of uses. The base instruction set has a fixed length of 32-bit naturally aligned instructions, and the ISA supports variable length extensions where each instruction could be an any number of 16-bit parcels in length. Subsets support small embedded systems, personal computers, supercomputers with vector processors, and warehouse-scale 19 inch rack-mounted parallel computers.

Here are 189 public repositories matching this topic...

Language: C
Filter by language
All 911 C 189 Rust 102 Verilog 93 C++ 81 Assembly 66 SystemVerilog 53 Python 47 Scala 30 VHDL 28 Shell 26
Sort: Most stars
Sort options
Most stars Fewest stars Most forks Fewest forks Recently updated Least recently updated
quard_star_tutorial

QQxiaoming / quard_star_tutorial

Star 256

This project aims to build an Embedded Linux System, in order to analyze the chip from the power-on execution of the first instruction to the entire system running, based on qemu simulator development board. 本项目旨在真正从0开始构建嵌入式linux系统，为了剖析芯片从上电开始执行第一条指令到整个系统运行，基于qemu定制模拟器开发板。

tutorials riscv qemu embedded-linux qemu-riscv riscv-linux riscv-simulator riscv-emulator
  • Updated Sep 12, 2024
  • C
Followers
157 followers
Website
riscv.org
Wikipedia
Wikipedia