Skip to content

NetFPGA 1G Switch Port

Muhammad Shahbaz edited this page May 3, 2012 · 1 revision

Name

nf1g_switch_port

Version

v1.00a

Author

Gianni Anitchi (gianni.antichi_at_iet.unipi.it)

Muhammad Shahbaz (muhammad.shahbaz_at_cl.cam.ac.uk)

Type

pcore (HW)

Location

netfpga-10g/lib/hw/contrib/pcores/nf1g_switch_port_v1_00_a/

Interface Types

Packet-Stream

Register-Stream

Busses

S_PBS: Slave Packet-Stream bus, Variable width

M_PBS: Master Packet-Stream bus, Variable width

S_RBS: Slave Register-Stream bus, Variable width

M_RBS: Master Register-Stream bus, Variable width

Parameters

C_M_PBS_DATA_WIDTH: Data width of the master Packet-Stream bus.

C_S_PBS_DATA_WIDTH: Data width of the slave Packet-Stream bus.

C_RBS_ADDR_WIDTH: Address width of the Register-Stream bus.

C_RBS_DATA_WIDTH: Data width of the Register-Stream bus.

C_RBS_SRC_WIDTH: Source width of the Register-Stream bus.

Register map

0x0: ports MAC high part

0x1: ports MAC low part

0x2: number of hits

0x3: number of misses

0x4: lookup table read address

0x5: lookup table write address

Description

For information on NetFPGA-1G Learning CAM Switch visit, http://netfpga.org.

Clone this wiki locally
You can’t perform that action at this time.