lowRISC / ibex
Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
See what the GitHub community is most excited about today.
Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
Common SystemVerilog components
OpenTitan: Open source silicon root of trust
A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)
A minimal GPU design in Verilog to learn how GPUs work from the ground up
RISC-V Debug Support for our PULP RISC-V Cores